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ABSTRACT 
Plasma Enhanced Chemical Vapor Deposited (PECVD) silicon-nitride (SiNx) films have 
been used extensively in integrated circuit technology as an encapsulation film. By adjusting 
.. 
the gas feeding ratio of NH3/SiH4/N2 one can obtain PECVD-SiNx of varying 
microstructures and associated stress levels.l11 Encapsulating with a PECVD-SiNx film 
having low stress and minimal hydrogen content is desirable for improved aging properties of 
the device. This thesis investigates the combinational effects of hydrogen and stress 
incorporated in the. PECVD-SiNx encapsulation on the room temperature aging DC 
characteristics of n-channel LDD (lightly doped drain) transistors. 
N-channel LDD transistors were fabricated and encapsulated with six different ~ECVD-
SiNx films of different composition and stress levels. The PECVD-SiNx film consisted of Si-
H bond densities ranging from 2 x 1021 to 11 x 1021 bonds/cm3 and stress values ranging 
from 2 x 109 to 30 x 109 dynes/cm2 compressive. Fourier transfoim infrared spectroscopy 
(Ff-IR) was used to characterize the PECVD-SiNx films. The hydrogen .content and the 
amount of bonding were determined from the transmission infrared spectra of the films using 
Ff-IR spectrometer. The mechanical stress of the films was determined ,by measuring the 
bow of the Si wafer with a wafer flatness tester. 
· This study showed that silicon nitride encapsulated devices with less Si-H content yielded 
devices that exhibited less hot carrier degradation. In addition, it was found that the Si-H 
' 
content of the silicon nitride film dominates the combinational effects of hydrogen and stress 
on the room temperature aging device characteristics. 
1 
• 
, 
• 
• 
1. INTRODUCTION 
1.1 BACKGROUND 
Plasma Enhanced Chemical Vapor Deposition (PECVD) of silicon nitride (SiNx) films is 
used extensively in the semiconductor industry as an encapsulate for silicon integrated 
circuits. Silicon nitride is deposited over the devices after metallization to provide protection 
' 1 
from scratches, particles, moisture and mobile ions. Because hydrogen is present in the 
atmosphere dwing deposition, n-chaooel devices encapsulated with plasma deposited silicon 
nitride will exhibit a negative threshold instability and a reduction in transconductance when 
operated at room temperature with large drain-to-source fields. r21 Devices encapsulated with a 
hydrogen barrier material such as silicon nitride can also trap hydrogen. The hydrogen is then 
released durip.g aging, creating a closed system of hydrogen-dominated reactions in the gate 
(_---~-xide. I3l 
During device operation, hydrogen diffuses from the plasma deposited silicon nitride film 
into the gate oxide and accumulates at the Si-Si02 interface. Large operating voltages used 
during device aging produce a high electric field along the channel. Hot electron trapping in 
the gate oxide will result in a net charge in the oxide which causes hot carriers to chemically 
react with the hydrogen present at the Si-Si02 interface. Initially a net fixed positive charge 
will accumulate near the source and distribute uniformly across the channel until reaching a 
saturation level. Interface states are also 11oiformly created near the drain, and will eventually 
show a position -dependent build-up.Sunl21 et al., found that the threshold voltage shift 
originated from the plasma deposited silicon nitride encapsulation film and the silicon nitride 
encapsulation must be present on the devices during electrical stressing in order to induce the 
majority of the instabilities. 
. ' 
Room temperature DC aging of transistors is used to predict hot carrier device lifetime. 
2 
The effects of hot electrons trapped in the gate oxide after DC stress are exhibited by changes 
in transconductance and threshold voltage. In LDD (lightly doped drain) transistors, 
ttansconductance degradation occurs before threshold voltage degradation. Therefore, the 
device lifetime is defined as the time required to affect a 10% change in transconductance. 
The thickness, composition and material of the encapsulating film strongly affect the device 
lifetime. The physical and electrical properties of an encapsulating film depend on the 
stoichiometry of the film which depends on the desigll of the reactor and deposition process 
conditions. Silicon nitride films can be characterized using Fourier transmission infrared 
spectroscopy (FT-IR) for measuring the hydrogen bond density, and stress of the film. 
1.2 HISTORICAL REVIEW ON THE EFFECT OF PLASMA DEPOSITED SILICON 
NITRIDE ENCAPSULATION ON DEVICE AGING 
The effect of plasma deposited silicon nitride encapsulation on MOS device stability, has 
been documented extensively in the literature. In 1980 Sun,t21 et al., discovered that a 
threshold instability originated from the silicon nitride encapsulation material. A threshold 
instability was observed during accelerated aging when devices were operated with a large 
drain voltage. The thresho.Id would drift as much as -0.5v and a rapid degradation in 
transconductance would also occur. It was determined that the threshold instability 
originated from a chemical effect associated with hydrogen in the silicon nitride 
encapsulatio~.c21 A hydrogen diffusion model was proposed by Sunl
21 et al., to explain the 
threshold phenomenon. 
In this _model hydrogen atoms in the plasma deposited silicon nitride encapsulation 
diffuse into the gate oxide, accumulate at the Si-Si02 interface and chemically react with hot 
carriers. Non-uniform spatial distributions of interface charge and fast surface states are · 
created. The reaction kinetics are such that the drift rate increases with increasing hot carrier 
3 
generation and drain voltage, but the saturati~n value decreases with increasing 
( 
temperature. l21 
In 1981, Fair and Sunl41, developed a detailed model to explain the threshold voltage 
instabilities in MOSFETs based on hole recombinations with hydrogen molecules. They 
proposed that in the presence of hydrogen, holes injected into the gate oxide near the drain 
will release up to 9eV (bandgap of Si02 ) during recombination with electrons and can 
dissociate H2 , producing interstitial hydrogen Hi :l41 
,, 
Once interstitial hydrogen is produced, the following reactions can occur at the Si-Si02 
interface:l4 l 
From reactions (2) and (3) we can see that interface states Sis are created in the presence of 
excess hydrogen and interstitial hydrogen aids in creating a hole trap Si08 • The final reaction 
proposed is 
where Si08 is ionized by another hole. l41 
0 
Fair and Sun proposed that once a hole is emitted into the oxide, these reactions could 
occur along the entire length of the channel with varying probability. Figure 1 summarizes 
the reactions occurring starting with hole formation in the Si due to impact ionization. 
4 
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Figure 1. Model of interface state and fixed-charge formation. l41 
Figure 2 illustrates hole emission and drift in the gate oxide of a MOSFET. Holes in 
amorphous Si02 are mobile enough to drift significant distances in high electric fields 
(>lµm)l51 l61 and will drift towards the gate or towards the interface along the channel 
depending on the electric fields. A strong electric field Exox exists parallel to the channel, and 
anoth.!r electric field 8>,ox exists normal to the Si-Si02 interface and is a maxim11m at the 
drain. Hole emission into the oxide is greatest near the drain due to field-induced barrier 
-
lowering. Interface-state formation occurs to the greatest extent near the drain because hole 
emissions are occurring and the oxide field is largest near the drain. Likewise, the density of 
near-interface hole traps is greatest near the drain. Since Si08 is an ionized hole trap,· the 
probability for trapping at a Sios site is much lower near the drain than in the low field part of 
the gate oxide near the source. Si08 contributes to the fixed surface_ charge Q. and will be 
5 
larger away from the drain after device aging.l4J This explains why variations exist for los 
with Vos when various drain voltages are applied to aged MOS devices. 
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Figure 2. Hole emission and drift in the gate oxide of a MOSFET.l4J 
In 1983 Myer and Fairl31 studied the aging behavior of MOSFETs encapsulated with 
various types of capping layers. Using secondary ion mass spectroscopy (SIMS), they verified 
that plasma deposited silicon nitride encapsulation introduces 2 to 4 times more hydrogen at 
the Si-Si02 interface than that found in uncapped devices. £
31 These results confirmed the 
• 
proposal made by Sunl21 in 1980 and by Fair and Sunl41 in 1981, that excess hydrogen is 
-
introduced into the gate oxide during the plasma deposition of silicon nitride and it 
preferentially acc11mulates at the interface. 
In an attempt to alter the aging process Myer and Farrl31 investigated long anneals and 
found that at temperatures above 350 ° C they could delay the onset" of the aging process. It 
was found that a SiH redistribution occurs after annealing at temperatures above 350 ·c, 
'· 
specifically the concentration near the interface is reduced and the SiH concentration further 
away from the interface is increased. This redistribution leaves dangling Si bonds at and 
near the Si-Si02 interface. The dangling Si bonds at the interface can serve as interface states 
and the dangling Si bonds near the interface can act as ho\e ttaps and capture thennally 
generated holes.l71 This leads to a net positive charge in the oxide. 
Expanding on the detailed model developed by Fair and Sun, Myer and Fair explained the 
aging process after annealing in terms of the availability of Hi and SiH near the Si-Si02 
interface. Interstitial hydrogen reacts with the Si dangling bonds and increase the SiH 
concentration near the interface. As the hydroge~ (H2 or Hi) and SiH concenttation build up 
near the interface a critical level is reached yielding equation (1) of the Fair and Sun model. 
The delay in the onset of aging is directly related to the rate at which interstitial hydrogen is 
created. A build up of excess hydrogen and SiH near the interface results, which permits the 
reactions in equations (2) and (4) of the Fair and Sun model to occur. 
In 1985, Fujital81 et al., studied trap generation in the gate oxide of MOSFETs 
encapsulated with silicon nitride and found that -90% of the traps are generated d~ng device 
~~ 
operation. It was concluded that the encapsulating plasma deposited silicon nitride 
conttibuted to trap generation in the gate oxide. This is consistent with the Sunl21 model. In 
addition, this study showed that plasma damage from the silicon nitride deposition resulted in 
positive charges in the gate oxide. Although thermal annealing repairs most of fiie plasma 
damage, the _remaining damage enhances the trap generation. 
In 1986, Mitsuhashil91 et al., studied mechanical stress and hydrogen effects on MOS 
devices enc_apsulated_with various pas~ivation layers. Stress was investigated by mechanically 
compressing devices encapsulated with silicon nitride. Shifts in threshold voltage were 
observed as a function of 11niaxial compressive stresses. Increasing the stress resulted in 
reduced threshold voltages.·· It was proposed that the threshold voltage shifts were caused by 
n , 
. , 
/ 
,. 
7 \,~ 
changes in minority carrier densities due to energy band shifts brought about by stressl101. 
The effect of mechanical stress on the aging characteristics of MOSFETs encapsulated' 
with plasma deposited silicon nitride are shown in Figure 3. The induced stress enhances the 
hydrogen effect which combines with hot carrier injection to enhance device degradation. 
Mitsuhashi found that devices under induced stress degraded more rapidly by a factor of 3 to 
5 as compared to the devices under no induced stress.l91 Mechanical stress had no obvious 
effect on device without encapsulation. 
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Figure 3. Effects of the mechanical stress on V th shift due to hot carrier injection. The 
compressive stress is 2.0 x 109 dyne/cm2 .C9J 
In 1989, StinebaughlltJ et·a1., studied relative differences in aging properties of MOSFET 
! 
devices encapsulated with various silicon nitride materials. A correlation was found between 
device aging and the hydrogen content of the silicon nitride encapsulation film. Silicon 
nitride encapsulation films with less Si-H yielded devices that aged the least. In addition., they 
found that silicon nitride films with a low absolute value of stress, whether compressive or 
tensile, exhibited less hot-carrier aging degradation.c 111 
8 
1.3 HOT CARRIER EFFECT MODELS 
The hot carrier phenomena is well documented in the literature. Several authors have 
developed models to explain the emission of hot electrons from the silicon substrate into the 
silicon dioxide layer of FET devices. The "lucky electron" concept was first introduced by 
• 
Shockleyl 121 for bulk phenomena and later applied in the study of substrate hot electron 
. 
. 
injection in MOSFETs by Verwey.l 131 Ninglt4J et al., refined and verified the lucky-electron 
concept which Taml151 et al., then applied to the modeling of channel hot-electron injection in 
n-channel MOSFETs. Both Takedal 161 and Hul171 et al., developed empirical models for 
device degradation due to hot carrier injection. These experimental and theoretical studies 
provided an understanding of device instabilities resulting from the trapping of hot electrons , 
in the gate oxide and led to a physical model for predicting the lifetime of a device. In this 
section theories and models of hot carrier injection will be discussed. 
1.3.1 EARLY MODELS 
The lucky electron- concept has been used to model ·hot electron emissions and predict 
threshold instabilities in MOS devices. A lucky electron is defined as a hot electron that is 
lucky enough to escape collisions with optical phonons and become injected into the gate 
oxide. Ninglt4J et al., neglected the hot electron distribution in their model and used an 
experimental method to directly measure the probability of electron emission from the silicon 
substrate into the silicon dioxide after the electron has experienced a potential drop in 
traversing the depletion layer to reach the Si-Si02 interface. Their method was based on 
optically induced hot-electron injection in polysilicon gated MOSFET structures of reentrant 
geometry (figure 4 ). The emission probability was studied as a function of substrate dopjng 
profile, substrate and gate voltages, and lattice temperature. 
9 
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Figure 4. Schematic of the experimental setup used by Ning et al. (a) Top and cross-sectional 
views of the device structure. (b) The measurement circuit.l 141 
The emission probability is useful for evaluating potential threshold instability problems. 
It is the probability that a channel hot electron will travel t~e distance d or more without 
suffering any collision. The emission probability is written as 
d 
P = A exp (--) 
./ A 
where A is a constant of normalization, A is a collision mean free path of the hot electron and 
dis the distance from the Si-Si02 interface. 
If there is no t11nneling, then d can be defined as the distance from the Si-Si02 interface 
where the potential energy qV(x) is equal to the Schottky-lowered interface barrier energy. 
Therefore, the distanced for no tunneling-is described by the relation 
10 
r 
\. 
'i 
I. 
(5) 
• 
(no hioneling) 
where qcl>B is the Si-Si02 interface barrier, and ~(E0 x)11i is the Schottky barrier lowerin
g tenn. 
3 
For Si02, ~ = q Yi = 2.59 x 10-4 e(V-cm)~. (41tKox£o) 2 
Ningl141 et al., determined that hot electrons are emitted by tunneling as well a
s by 
surmounting the Schottky-lowered barrier (figure 5). T11nneling of hot electrons can 
dominate the emission process at low substrate voltages where the over-the-barrier 
emission 
probability is low. Therefore, t11noeling of hot electrons must be included in any 
emission 
model. 
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Figure S. Schematic energy band diagram of a polysilicon gated MOSFET biased to 
cause hot-
electron emission from the substrate into the Si02 layer.l
14J 
11 
In the model, a hot electron is emitted when it has sufficient energy to surmount the 
. ' 
barrier or when the electron can hinoel into the Si02 layer with high probability. This 
asswnption adds an additional barrier lowering term to allow for the t11ooeling probability. 
Therefore, when tunneling is included in the emission model the distance d is determined by · 
1 2 
- -
qV(d) = qcl>a - ~E0~ - cxE0 x 3 
2 
-
where a(E0 x) 3 is the barrier lowering term needed to correct for the probability of t11nneling 
I 
-
and ex= 1 x 10-15 e(V-cm2 ) 3 • 
These early models and theories were developed to explain the emission of hot electrons 
from the silicon substrate into the gate oxide of PET devices and were derived using the lucky 
electron concept. The models do not take into account the electron distribution in the 
device's inversion layer. Although the models are simple, they are successful in describing 
I 
the dependence of the emission process for predicting threshold instabilities in MOSFET 
devices caused by hot electron injection from the substrate into the gate oxide. 
', 
1.3.2 RECENT MODELS 
In 1984, Taml•51 et al., correlated the gate and substrate currents and presented a 
quantitative model for the channel hot electron injection in MOSFET's based on the lucky-
electron concept. The model proposes that a hot electron gains kinetic energy from the 
channel electric field to overcome the Si02 potential barrier and redirects its momentum 
towards the Si-Si02 interface for injection of channel hot electrons into the gate oxide. They 
I 
found that at high drain voltages channel hot electron injection can be measured as gate 
I currents. Their model assumes that the direction of the channel is known and the maximum 
electric field is experimentally deduced from the measured substrate current. 
12 
I 
,, 
I 
(7) 
" 
' The three scattering events which would cause collection of hot electrons by the gate are 
illustrated in figure 6 and are derived to describe the physical mechanism responsible for 
• 
channel hot electron injection gate current. From point A to B, a channel electron becomes 
"hot" by gaining kinetic energy from the channel electric field. Redirection of the hot electron 
takes place at point B. Since the, model is based on the assumption that an electron will loose 
all of its kinetic energy after an inelastic collision, the hot electron must not suffer any 
collisions from points B to C in order to maintain enough energy to surmount the Si-Si02 
potential barrier. Likewise from points C to D the hot electron must not suffer any collisions 
within the oxide. Once the hot electron arrives at point D, it will be swept towards the gate 
electrode by the aiding oxide electric field. These scattering processes are independent 
occurrences and the product of the probabilities is the probability of a hot electron being 
injected into the gate oxide. Therefore it is necessary to analyze each scattering process 
independently. 
GATE 
' 
I 
D 
__ ... C: X 
n+ A I n+ 
SOURCE DRAIN 
y 
Figure 6. A cross-section of a MOSFET illustrating the three scattering probabilities in the 
mode1.C15J 
The firsf scattering process to examine is the probability of a bot electton gaining en
ough 
kinetic energy and moment11m. It is well known that a hot electron will surmount the
 Si-Si02 
potential barrier ci,8 , if its kinetic energy is greater than qct,8 . If we asstime that the 
electric 
field Ex is constant, then the hot electron will have to travel a distanced equal to
 ( •l>B ) to 
.. Ex 
acquire enough kinetic energy. The probability that a channel electron will tra
vel this 
distance d or more without suffering any collision is given in equation (5). The probabili
ty 
that an electron will acquire kinetic energy greater than the Si-Si02 potential b
arrier is 
e-<ct>e,ExA). The probability that a hot electron will maintain its momentum after it is redirected 
tow,rd the Si-Si02 interface and have enough energy to surmount the potential barrie
r is 
P(M) = ( dq, ) 
4<J>B 
where cp = <PB + d<p and is valid for L\q, <<q,8 • The probability of a hot electron having the 
kinetic energy needed to surmount the barrier is 
-[ ( cl>+At) ] 
Ex A. 
P(KE) = e E A d(~q,) 
X 
where q(cp8 +.1q>) is the energy needed to surmount the potential barrier. By integrating the 
product of equation (8) and (9) over ~<I>, the probability of an ele~tron having enough 
moment11m to surmount the potential barrier can be determined. The probabilit
y of an 
electron acquiring the required kinetic energy and retaining the appropriate momenhir
o (after 
redirecting) to overcome the potential barrier at the Si-Si02 interface is 
(8) 
(9) 
(10) 
The probability of the second scattering event P2 , is the probability that a hot elec
tron 
travels to the Si-Si02 interface without suffering any collision after undergoing a re
directing 
14 
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collision at varying depths below the interface. P2 is defined as 
y=oo f n(y) e-{.y/'A.) dy 
P2 = _y=O_- ----, 
y=oo . f n(y) dy 
y=O 
and is normalized by n(y), the electron concentration in the inversion layer at depth y and 
position x in the channel. The term e-<YIA) is the probability of not suffering any collision. To 
solve equation (11) the electron density has to be determined by solving Poisson's equation 
for the potential 'If (Y ), using 
(11) 
= - _q_ (Nsub + n) 
Esi 
(12) 
where q(Nsub+ n) represents the net space charge density of electrons and £si is the 
permittivity of silicon. Taml 151 et al., assumed strong inversion and the gradual channel 
· approximation (dEx=O), in solving equation (12).[tSJ This reduces equation (11) to 
6kT (Vgs-Vds) dEx 
where a = AE and E0 x == . In short channel devices the ... tenn from 
· q ox lox - uX 
equation (12) must be included when Vds is large to account for two dimensional effects. 
In equation ( 11) the electron concentration term, n(y ), can be separated into two 
components: . th~ mobile charge controlled by the gate voltage, n ox' and the mobile charge 
controlled by the drain voltage, n d· Therefore, equation (11) can be written as, 
T llox(y)e-f dy+ T fid(y)e-f dy 
(13) 
_::_y=0 _______ y=0 ____ _ 
P2 = - y=oo 
(14) 
. or, 
f n(y) dy 
y=O 
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Ym 
-
[l - a ea E1 (a)]N0 x + DctA(l - e A ) 
P2 = -------------
Nmobile. 
(15) 
Where Y m is the critical depth when the mobile charge ,n d' is constant. 
When V gs~ ds, TamCtSJ et al., ass11med that the drain controlled the mobile an
d substrate· 
charge and the charge at the gate. This assumption allows the probab
ility P2 to be 
approximated as, 
Finally, P3 is the probability of scattering in the oxide image po~
~ntial well. This 
'' 
probability is described bye 181 
where y0 = -'1[q/l61tE0 x€ox1 describes the distance the image force barrier maxi
mum is 
moved aw~ from the Si-Si02 interface. 
(16) 
(17) 
The probability that an electron will not experience any collisions in the inv
ersion layer . 
after injection into the oxide is given by the product of P2 and P3 . This probability is a 
function of E0 x and can be expressed as 
(18) 
using the scattering probabilities derived, the gate current / ~ can re expressed as, (.. 
(19) 
where L is the length of the channel, A, is the redirection scattering mean free pa
th, and 
16 
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f (<Jx/'A.,) is the redirection probability over dx. Toe .,,integral in equation (19) is the total 
probability of channel hot electron injection into the gate oxide and can be approximated as, 
(20) 
where M.. is the length of the region at the drain where the majority of the channel hot 
electron injection occurs and is approximated by P(cl>B)/[dP(~9 )/dx]. When V > Vd , the t gs s 
product of the probabilities is maximized at the drain when P(cl>B) or Ex is maximum. 
Assuming the electric field near the drain is constant and replacing d:x in equation (18) with 
·(dxldE ) dE and integrating gives, 
X X· 
Ictst 
18 = 0.5 )..,ox 
(21) 
The maximum channel electric field Em, occurs at the drain end of the channel. Thus, the 
assumption that the change in the electric field near the drain diffusion is constant implies that 
the channel electrons are controlled by the drain electric field. 
Hot carriers are generated by impact ionization in the high electric field near the drain 
edge. The substrate current lsub in a MOSFET is due to hot holes being injected into the 
substrate. The substrate current is related to the maximum channel electric field byl'71 
I - 1 -C e-<+slAEm> (22) 
sub - -Ads 1 
where C1 = 2 and is a weak function of Em and the device parameters.l1
91 The substrate 
-
current is related to the gate current by canceling the A.Em product in equations (21) and (22) 
obtaining, 
(23) 
·,, 
where C
2 
= 2 x 10-3 and Pi = 1.7 x 106. Tamlt5J et al., petformed several experiments to 
.17. 
'- 'I I 
\ 
' . 
verify their theoretical model that confirmed a correlation between the gate and sub.sttate 
cWTents. Hul171 et al., expanded on Tam'sC151 model and developed a model that related the 
channel field Em to all the device parameters and bias voltages. 
1.4 DEVICE DEGRADATION 
The substrate current, lsub, serves as a monitor for hot·· carrier effects, and relates to the 
lifetime of devices. Hot carrier induced degradation is related to the substrate current because 
impact ionization generates the substrate current and the hot electrons available for injection 
into the gate oxide. The device lifetime, t, is defined as the time required for a specified 
threshold voltage shift or transconductance reduction to occur. The device lifetime follows 
an inverse power law relationship to substrate current, and is expressed as, 
- •! 
The magnitude of degradation, A, is the n11mber of excess carriers generated by impact 
ionization. Depending on the device dimensions I ranges from 2.9-3.4(171 
(24) 
The threshold voltage, V th, of a transistor is determined when the gate-to-source voltage ',/ 
'. induces surface inversion and results in conduction between the drain and source regions. It is 
defined by, 
(25) 
-
Toe transconductance, Gm, defines a relationship between the output current,~' and the 
input voltage, V gs, expressed as, 
- ,, diets 
av · 
gs IV c1, = constant 
(26) 
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Device degQdation in threshold voltage shift or transconductance degradation, can be 
expressed as 
fl.Vth =At 0 
or, 
respectively. The time the device is biased is t and n is the slope of the line on a log-log plot. 
Equations (27) and (28) are valid for short bias times because V th shifts and Gm degradations 
tend to saturate at long bias times. This self-limiting behavior could be due to the growing 
interface trapped charge which reduces the maximum electric field at the drain region 
resulting in a reduction of substrate current and degradation rate. £201 
1.5 ROOM TEMPERATURE DC AGING 
The room temperature DC aging of transistors is used to predict hot carrier device lifetime 
and is the most common method used in determining the effect of hot electron trapping in the 
gate oxide on long-term device perfonnance. The effects of hot electrons trapped in the gate 
oxide after DC bias are exhibited by changes in Gm and V th over time. The device lifetime is 
defined as the time required to affect a 10% change in transconductance. This can be 
&G 
determined by plotting O m versus bias time. 
-
mO 
The peak substrate current, Ibbpk, indicates the number of electron-hole pairs generated by 
l ~ 
impact ionization at the drain. The peak substrate current is defined byl 161 
(27) 
(28) 
(29) 
wltere Pis~~ ~lgpe.9{ ~e 41,pt v.er,~U$,.l/V ds, .line. Room te!llpefat:Qre de. aging of .traosistots ·:·.·. 
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is performed under bias conditions that produce peak substrate currents. Therefore, the 
lifetime can be derived by combining equations (24) and (29) to obtain, 
1 = (lbbpk )-' (30) 
By applying different drain biases, the devices will see a different electric field distribution 
across the gate and drain which results in different hot carrier injection rates. 
1.6 SCOPE OF THESIS 
Toe work presented in this thesis determines the combinational effects of hydrogen and 
stress incorporated in the PECVD-SiNx encapsulation on the room temperature DC aging 
characteristics of n-chanoel LDD transistors. Six transistor groups were fabricated in the 
Twin-Tub V CMOS technology as described by Chenl211 et al. A cross-section of the 0.9µm 
0 
MOSFET structure is shown in figure 7. Highlights of the 0.9µm technology include a 150 A 
gate oxide, double level metal, silicide, and an LDD spacer approximately 0.3µm wide along 
the gate edges. 
Six PECVD-SiNx films of different composition and stress levels were obtained by 
varying the gas feeding ratio of NH3/Sil4/N2• Toe Si-H bo~ densities ranged from 2 x 1 <>2 1 
to 11 x 1021 bonds/cm 3 • Stress values ranged from 2 x 109 to 30 x 109 dynes/cm2• Fourier 
transform infrared spectroscopy (Ff-IR) was used to characterize the PECVD-SiNx films. 
The room temperature aging c,haracteristics of the six PECVD-SiNx structures were compared 
by measuring Gm degradation characteristics versus stress time. 
20 
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Figure 7. 0.9µm CMOS technology structure.l211 
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2. EXPERIMENTAL 
2.1 INTRODUCTION 
AT&T's fifth generation twin-tub CMOS technology was used to fabricate the N--channel 
transistors. 1bis technology uses a self aligned chan-stopl221 and punch-through implants, 
and incorporates a high pressure field oxidation to improve device isolation. Twin-Tub Vis a 
general purpose CMOS technology with 0.75µm minim11m design rules and 0.6µm minimum 
effective channel length and is designed for a maximum power supply voltage of 5.5v. The 
process uses P-epi on p+ substrates, and features a 150 A gate oxide, and self-aligned 
silicidation of sources, drains and gates. 
The wafers used for this experiment were processed simultaneously until the nitride 
"" 
deposition of the encapsulation step. At this point, the wafers were split into six groups 
receiving different ratios of NH3/SiH4/N2 chemistry. The fifth generation twin-tub CMOS 
process is now discussed along with a cross-sectional diagrammatic view of the development 
of CMOS transistors. 
2.2 CMOS FABRICATION PROCESS DESCRIPTION 
The Twin-Tub V process begins with a lightly doped P-type epitaxial layer grown onto a ' 
heavily doped p+ substrate. A thin pad oxide layer is grown foil owed by a silicon nitride 
(Si3N4) deposition. The N-tub region is patterned using positive photoresist and is 
selectively implanted with a conventional phosphorus N-tub implant and an arsenic implant 
(figure 8): The arsenic implant produces a high surface concentration for punch-through 
protection and serves as a chan-stop for P-channel devices. During N-tub oxidation, oxide is 
grown over the N-tub region and serves as a mask to the first P-tub boron implant. A second 
. '.•·. ,},.,,,• ~.-. __ .-
... ~ ' ' '-.. ; ' 22 · 
deep boron implant is selectively placed into P-tub regions after tub drive-in by keeping the 
oxide mask over the N-tub (figure 9). The deep boron implant serves as a chan-stop for N-
chaonel devices. 
N-1\lb 11: Phos 
f t t I t 
Pad Oxide· "'-- Re .. dual Pad Oxide 
p 1pl 
-----------~-----------------
--------· 
£ Pad Oxide ,+ ..... 
Figure 8. N-tub formation 
N'llb Oxide 
I I I I I I If I I I 
-----""'-------------. . . 
) 
Pad Oxide + 1"b ••• Oxide: 
------------------------------ -------· 
+ p ..... 
'- Paci Oxide + 1"b *"" Oxide '-••otwater 
Figure 9. P-tub formation 
(:' 
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Active devices are formed in the Thinox region. A second oxide-nitride sandwich is 
formed and etched to define the active gate regions (figure 10). Device isolation is formed 
with a high pressure field oxidation which substantially reduces the thermal cycle and allows 
less boron to segregate into the field oxide (figure 11). 
. .·.;. •.- •·.· ·-:•·. :-:-:_ .. 
Pad Ox,-
llelldualOxlde 
p-epl 
-------------
------
---------------Pad Oxide , .... 
. . ;--:··:-.J. ·. · ... 
SIUcon Nitride· 
Figure 10. Thinox formation 
.. OIOxlds 
Pad Oxide 
p1pl 
-----.-~----------------~--
------
Pad Oxide 
+ p ..... 
llllcon Nitride· 
Figure 11. HJPOX field oxidation 
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A blanket threshold adjust implant of boron diftouride is done through a sacrificial gate 
oxide, and is used to further reduce the channel junction depth of P-chaonel devices (figure 
• • 
12). The sacrificial gate oxide is removed and a high~quality 150 A gate oxide is grown. A 
heavy W doped polysilicon is used as the gate material for both N-cbannel and P-channel 
devices (figure 13) . 
... 
I I I I I I I I I l I l l , I J I 
Gate "0" HIPOi: 
p1pl 
------------- - -- - - - --- - -------
,+ ..... 
Figure 12. Threshold adjust boron diflouride implant 
Gate Oxide .--...... Pal,alllcon. 
HIPOX· 
p1pl 
---------------------------... ~---... --------
Gate Oxide----"'""'\ p+ ..... 
- ------
- .· .. ·,. . 
. ·. 
.J . . .,.. . . . 
. ······:::: -~· 
Figure 13. Gate definition 
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A blanket LDD phosphorus implant followed by a selective boron diftouride LDD 
implant, 
grades the source/drain junction underneath the gate (figure 14). The boron diflouride dopant 
concentration must be high enough to diffuse completely under the gate and to com
pensate 
for the phosphorus implants that already exists in the N-tub region. An oxide is d
eposited 
and RSE (reactive sputter etch) etched to form 'a 0.3µm oxide· side-wall spacer (figure 15). 
IF1 LDD 
PholorNlat N.DD 
• 
' ' ' l i ' ' ' ' ............ 
Gate Oxide: 
HIPOX. 
p 1pl 
-----
---- ----
---- - ---
~-...... ---.- ..... _,_ __
 ~ 
p+ IUb& 
Polyalllcon 
Figure 14. LDD formation 
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TEOl ap1c• •DD 
Plaw.LDD Gate Oxide: 
p1pl 
------~~~--------
--~-----~-~------
-
, ....... 
.. 
\. \ LDD puell Oxld9 '--- TEOI ~ 
Figure 15. Oxide spacer 
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Arsenic is selectively implanted into the W so~e-drain regions. Boron diftouride is 
. 
selectively implanted into the p+ source-drain regions "'(figure 16). After activating the 
source-dr~in dopants, a thin titani11m film is ·deposited and followed by rapid thermal 
annealing (RTA) to form titani11m disilicide (TiSi2) on the gate and source-drain regions only 
(figure 17). The unreacted titani11m on top of oxide is then removed by a selective chemical 
wet etch leaving··the silicide films intact. A second RTA stabilizes the silicide films. 
TEOI 1pacar LDD 
~-··· 
,. 
laton LDD Anenlc SID _/ 
Pho& LDD 
Gate Oxide ( Pllo&. LDD N 11al1 r dap1d) 
Nub 
p 1pl 
------------
------------
--------~-~----
Gate Oxide: ., ...... 
LDD pulll Oxide TEOS: 
Figure 16. W and p+ source-drain formation 
P·Tub 
N·lub 
p·epl 
_,, ___________
__ ,..... ________ .... _ 
p+ IUN. 
Figure 17. Titani11m disilicide 
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A low temperature flowed oxide forms the dielectric underneath the first layer of 
aluminum. Window I contacts are formed by interconnecting aluminum 1 to TiSi2 source-
drain regions (figure 18). A second interlevel dielectric is deposited employing a plasma 
oxi(le/etcb back smoothing technique. Window II (via) contacts form aluminum 2 to 
aluminum 1 interconnects (figure 19). Finally, the wafers are encapsulated with lµm of 
plasma deposited silicon nitride (figure 20) using an AMI-5000 CVD reactor. The 
NH
3
/Sut./N2 chemistry is varied to produce six different encapsulation films. 
\~- Aluminum I (Ml) 
~~ .. 
~BPTEOS 
~.., ;""-:ii•i- TEOS 
• HIPOX 
N·Tub 
P·Tub 
p-•pl 
----------------------------
1 p+ IUbL 
Figure 18. Window I contacts 
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Figure 20. Encapsulation - completed device 
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, 2.3 TRANSISTOR LAYOUT DESCRIPTION 
\ 
N-chaonel transistors were fabricated with a coded channel width of 20µm and code
d gate 
lengths of 0.75, 0.90, and 1.00µm. The transistors share a common source and gate c
ontact, 
and each transistor has a separate drain contact. 
2.4 TEST EQUIPMENT AND SOF*I'W ARE 
An automated system was used for hot carrier aging of n-channel transistors. An 
AT&T 
6300 PC was converted to a system controller by using an IEEE488 interface card.
 Attached 
to the computer via an IEEE bus is a HP 3488A Switch Control Unit equipped 
with four 
4470 Relay Multiplexers, a HP 4145B Semiconductor Parameter Analyzer, and a 
HJ> 6624A 
System DC Power Supply (figure 21). The Switch Control Unit is used to route the SMU 
(Stimulus/Measurement Units) and VM (Voltage Monitor) channels of the HP 4145B and the 
outputs of the HP 6624A to one or more probe pins. . 
A hot carrier aging programl231 written in BASIC is loaded into the AT&T compute
r. The 
' 
program prompts the user for the number of transistor to age and the tran
sistor bias 
conditions. Each transistor is then characterized, including measurements of so
urce, gate, 
' 
drain, and substrate currents, maxim11m transconductance Gm, maximum subthre$hold swing, 
and threshold voltage. The maxim11m transconductance, Gm, is calculated 
from the 
' 
maxim11m slope of the linear characteristic curve, and the threshold voltage is determ
ined by 
linear extrapolation back to the VO axis. The maxim•nn subtbreshold swing is det
ermined 
from the maxim11m slope of log10I0 versus VO as found from a linear least square
s fit of the 
. . 
measured clata points. The transistor characteristics are monitored at intervals of 
(1,3,5,7) x 
10" minutes where 1 S n = 5. At each interval the aging is interrupted, the trans
istors are 
• • 
characterized, and the percent change in Gm is calculated. 
' ' 30 ' .. 
j' 
. IEEE bus 
Figure 21. Automated system for hot carrier aging.c241 
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3. RESULTS 
3.1 INTRODUCTION 
The transistors were fabricated using AT&T's fifth generation twin-tub technology 
previously described and were split at the silicon nitride encapsulation process only. 
Current-voltage (1-V) and capacitance-voltage (C-V) relationships were measured to verify 
processing parameters and transistor behavior. As expected, the amount of hydrogen that was 
present in the plasma atmosphere during the nitride encapsulation did not influence the initial 
transistor characteristics. Room temperatlll'e DC aging characterization was then performed 
to determine the hot carrier device lifetime. 
3.2 DISCUSSION 
The results for the six transistor gr~ups at the three initial bias conditions are displayed in 
' '· ~ 
\, 
·--....._ ~ 
tables l through 3. The peak substrate current, Ibbpk, was measured and the corresponding 
. 
gate voltage, V 8 , was obtained for each drain bias to insure worst case degradation 
conditions. The initial transconductance, Omo, and the initial threshold voltage, V tho, were 
measured to monitor device degradation with time. 
Si-H Stress 4ff I~ Gm0 Vtho 
102.tcm-3 109D/cm2 10-4µA/v µm 10 µA V 
1.6 -16.8 C 0.79 -0.73 2.66 0.70 
4.8 +4.2 T 0.79 -0.64 2.48 0.72 
6.9 -8.6 C 0.81 -0.68 2.63 0.70 
9.3 -5.4 C 0.78 -0.71 2.60 0.69 
9.8 -4.2 C 0.78 -0.71 2.53 0.74 
12.2 -1.8 C 0.79 -0.66 2.45 0.70 
TABLE 1. Initial Bias Conditions, V ds=6.0v, V gs=2.,1 v 
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Si-H 
1021 cm-3 
1.6 
4.8 
6.9 
9.3 
9.8 
12.2 
Sttess 
109D/cm2 
-16.8 C 
+4.2 T 
-8.6 C 
-5.4 C 
-4.2 C 
-1.8 C 
Leff 
·~ 
Gm0 
10-4µ.4./v µm 10 µA 
0.79 -1.39 2.73 
0.79 -1.26 2.43 
0.81 -1.35 2.59 
0.78 -1.36 2.62 
0.78 -1.36 2.49 
0.79 -1.29 2.51 
TABLE 2. Initial Bias Conditions, Vc1s=6.5v,V88=2.3v 
Si-H Stress Leff 
·~k Gmo 1021 cm-3 109D/cm2 10-4µA/v µm 10 µA 
1.6 -16.8 C 0.79 -2.45 2.73 
4.8 +4.2 T 0.79 -2.24 2.54 
6.9 -8.6 C 0.81 -2.35 2.65 
9.3 -5.4 C 0.78 -2.35 2.61 
9.8 -4.2 C 0.78 -2.34 2.51 
12.2 -1.8 C 0.79 -2.26 2.61 
TABLE 34t Initial Bias Conditions, Vds=7.0v,Vgs=2.5v 
vthO 
V 
0.70 
0.69 
0.70 
0.69 
0.73 
0.69 
VthO 
V 
0.70 
0.71 
0.70 
0.70 
0.74 
0.70 
The maxim11m transconductance degraded rapidly for all six cases regardless of the bias 
conditions. Data collection was stopped once a 15% decrease in Gm was measured, which 
always occurred before any appreciable Vt shift appeared. The transconductance degradation 
is shown in figures 22 _through 24, where 8Gm/Gmo is plotted as a function of bias time for 
the six transistor groups. By plotting liGm/Gmo versus bias time 1, the device lifetime at 
8Gm/Gmo=10% can be detennined for the particular value of V ds used. The bias aging 
conditions in figure 22 were Vd = 6.0 v, and V8 = 2.1 v. The bias aging conditions in figure 
23 were Vd = 6.5 v, V1 = 2.3 v and in figure 24 were Vd = 7.0 v at}.d V8 = 2.5 v. In all cases 
Vs = V88 = 0 v and the aging was performed at room temperature. Initially all curves follow 
an inverse p.ower law relationship, which agrees with the work of Takedal 161. 
Toe device lifetimes as a function of drain-to-source bias are plotted in figure 25. The 
results predict the time to 10% degradation of Gm for devices operated at normal operating 
tt·: .. ' 
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Figure 22. Gm degradation as a function of bias time, V m = 6.0v 
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Figure 24. Gm degradation as a function of bias time, V m = 7 .Ov 
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conditions (V c1s = 5 v) and worst case operating conditions (V da = 5.5 v). Extrapolated 
lifetimes at V c1s=5.5 v are used to judge the effect of Si-H content and stress on the hot carrier 
imm1roity of n-channel LDD transistors. For normal and worst case operating con
ditions, 
silicon nitride encapsulated devices with less Si-H yielded devices that exhibited l
ess hot-
carrier degradation. Devices aged in order of high Si-H content to low Si-H content
. In this 
figure it is clear that the slope (acceleration factor, l~,) increases as the Si-H bonding density 
in the silicon nitride encapsulation decreases. A higher slope or acceleration factor co
rrelates 
to a longer lifetime at nonnal operating conditions. Table 4 list the acceleration fact
ors and 
device lifetimes at normal operating conditions. 
Si-H Stress 1~ 'tvd,=5v 
1021 cm-3 109 D/cm2 decades/volt minutes 
1.6 .-16.8 C 22.6 1467.8 
4.8 +4.2 T -~ 19.2 215.4 
6.9 -8.6 C 18.4 125.9 
9.3 -5.4 C 16.1 29.3 
9.8 -4.2 C 14.3 17.1 
12.2 -1.8 C 13.6 8.6 
TABLE 4. Acceleration factors (I~) and extrapolated lifetimes ('t) at normal operating condit
ions. 
The role that stress plays in hot carrier degradation has been debated. The data in tabl
e 4, 
shows that compressive films with low absolute values of stress exhibit higher hot
-carrier 
degradation. However, the film under tensile stress does not follow this trend. This i
s not in 
agreement with the work of Stinebaughlt tJ et al, which indicated that films with low a
bsolute 
value of stress, whether compressive or tensile, exhibited less hot-carrier degradation
. This 
difference can be explained by comparing the two films within the six transistor group
s which 
have equal amounts of absolute values of stress (4.2 x 109 D/cm
2) but different hydrogen 
contents. The 4.2 x 109 D/cm2 ~ompressive film has a high Si-H bonding dens
ity (9.8 x 
1021 cm-3) and the 4.2 x 109 D/cm2 tensile film has a low Si-H bonding density
 (4.8 x 
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1021 cm-3). The lifetimes and acceleration factors differ largely between the two films, as 
seen in figure 25. Toe compressive film with the higher Si-H bonding density has a lower 
lifetime and acceleration factor than the tensile film with the lower Si-H bonding de11sity. 
This indicates that the Si-H content plays a more dominant role in the combinational effects 
of hydrogen and stress in aging. 
I 
3.3 CONCLUSION 
By varying the ratio of gas fto·w rates on NH3/SiH4/N2 , six PECVD-SiNx films used for 
encapsulation were evaluated. All of the films contained various amowits of hydrogen and 
stress incorporated into the silicon nitride encapsulation. The amount of hydrogen and its 
bonding were determined from FT-IR analysis. The amount of stress was determined by the 
change in the bow of the wafer before and after the silicon nitride deposition. 
Toe intent of the thesis was to investigate the combined effects of hydrogen and stress 
\___) 
incorporated into the silicon nitride encapsulation on the room temperature . aging 
characteristics of n-channel LDD transistors. Silicon nitride encapsulated devices with less · 
Si-H yielded devices that exhibited less hot carrier degradation. It was found that the Si-H 
content of the film has a dominant role in the combinatioilal effects of hydrogen and stress. 
Two films with equal absolute values of stress will exhibit rates of hot-carrier degradation 
based upon their Si-H content. 
) 
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